



SYSTEM PAGE REF.

PAGE	Content
1	Block Diagram
2	System Setting
3	CPU_DISPLAY
4	CPU_CORELL
5	CPU_LPC, SPI, SMB, CLINK
6	CPU_POWER
7	CPU_XDP
8	CPU_MISC, JTAG, CLK
9	CPU_CFG, SVD
13	LPDDR3_TERMINATION
14	LPDDR3_ON-BOARD_A
15	LPDDR3_ON-BOARD_B
16	LPDDR3_CA_Q_VOLTAGE
20	CPU_PCH_CFG, DISPLAY
21	CPU_PCH_CFGPIO, LPID, MISC
22	CPU_PCH_SATA, JTAG, AUDIO, RTC
23	CPU_PCH_PCIE, USB
24	CPU_PCH_CLOCK SIGNALS
25	CPU_PCH_SYS_POWER
26	CPU_PCH_POWER, GND
27	CPU_PCH_POWER, GND
28	PCH_SPI ROM, CH, TSM
30	KBC_IT8995
31	EC_F8_TP
32	RST_Reset Circuit
44	BUS_Debug
45	CRT_LCD Panel_CHDS_DMIC
46	RMGT_type-D
51	H2_SSD
52	USB Port
56	LED_Indicator
57	DSS_Discharge
58	PSO_PROTECT
60	DC_DC & BAT Conn.
62	ME_Conn & Skew Hole
64	S & T & COMB
70	VGA_MV_MIGS-OTR_PCIE
71	VGA_MV_MIGS-OTR_FB-TP
72	VGA_MV_MIGS-OTR_FB-GDDR5
73	VGA_MV_MIGS-OTR_VDD
74	VGA_MV_MIGS-OTR_DISPLAY
75	VGA_MV_MIGS-OTR_ROM_XTAL
76	VGA_MV_MIGS-OTR_SPIO
77	VGA_MV_MIGS-OTR_POWER
78	VGA_MV_MIGS-OTR_Protection
80	PW_MBL - U (1) [NCP81216A]
81	PW_MBL - U (2) [NCP81216A]
83	PW_+1.0VSD / +1.0VSD
84	PW_1.2V/+VTT/+1.8V
87	PW_+3VADSK/+3VSUS
88	PW_LOAD SWITCH
89	PW_CHARGER
90	PW_PROTECTION_MBL
91	PW_+NVVDD (1)
93	+FBVDDQ
99	PW_FLOW CHART
100	AC Power On Timing
101	POWER-ON SEQUENCE
102	Revision History


BLOCK DIAGRAM

UX430UN/UNR/UAR SCHEMATIC Revision 1.0

Marketing name:





UN: NVIDIA GeForce 1040 (C.S N175-G1-A1 FCBGA595 Q5), GDDR5 2G (256 x 32 x 2)
UNR: NVIDIA GeForce 1040 (C.S N175-G1-A1 FCBGA595 Q5), GDDR5 2G (256 x 32 x 2)
UAR: INTEL HD GRAPHIC

Modern standby




Display Port



Intel Version	ASUS P/N
KBL-U QS Sample	01001-01280100



LPDDR3 Non-Interleaved




IL		NIL	
Channel	Byte	Channel	Byte
D0R0	Byte0	D0R0	Byte0
D0G0	Byte1	D0R0	Byte1
D0G0	Byte2	D0R0	Byte4
D0R0	Byte3	D0R0	Byte5
D0G0	Byte4	D0R1	Byte0
D0G0	Byte5	D0R1	Byte1
D0R0	Byte6	D0R1	Byte4
D0R0	Byte7	D0R1	Byte5
D0R1	Byte0	D0R0	Byte2
D0R1	Byte1	D0R0	Byte3
D0R1	Byte2	D0R0	Byte6
D0R1	Byte3	D0R0	Byte7
D0R1	Byte4	D0R1	Byte2
D0R1	Byte5	D0R1	Byte3
D0R1	Byte6	D0R1	Byte6





KBL-U (LPDDR3)	4.3	LPDDR3	1R x32	3600/1866	SOP (1 x 32 des)	17B	Type3 - 10s	NIL
			2R x32	3600/1866	DDP (2 x 32 des)			
			2R x32	3600/1866	QDP (4 x 16 des)			
	4.4	LPDDR3	1R x32	3600/1866	SOP (1 x 32 des)	17B	HdE 10L (2-x+2) (1-x+1)	NIL
			2R x32	3600/1866	DDP (2 x 32 des)			
			2R x32	3600/1866	QDP (4 x 16 des)			
	4.5	LPDDR3	1R x64	3600/1866	DDP (2 x 32 des)	253	HdE 10L	NIL
			2R x64	3600/1866	QDP (4 x 32 des)			

Figure 10: Pinmux configuration for UART1. The diagram shows a 2x8 pin header on the left connected to various peripheral functions. Pin 26 (SPL_CLK_SPL_2) is connected to R0S0N_1 (1) and R0S0N_2 (2) at 150MHz. Pin 28 (SPL_S0L_SPL_2) is connected to R0S0N_1 (1) and R0S0N_2 (2) at 150MHz. Pin 29 (SPL_S0L_SPL_3) is connected to R0S0N_1 (1) and R0S0N_2 (2) at 150MHz. Pin 30 (FOH_SPL_D02) is connected to R0S0N_1 (1) and R0S0N_2 (2) at 150MHz. Pin 31 (FOH_SPL_D03) is connected to R0S0N_1 (1) and R0S0N_2 (2) at 150MHz. Pin 32 (SPL_CS0M_SPL_2) is connected to R0S0N_1 (1) and R0S0N_2 (2) at 150MHz. A box labeled '2020-07-03 15:00' is shown. The right side shows the corresponding peripheral functions: SPL_CLK_SPL_2_X1, SPL_S0L_SPL_2_X1, SPL_S0L_SPL_3_X1, FOH_SPL_D02_X1, FOH_SPL_D03_X1, and SPL_CS0M_SPL_2_X1. The bottom right shows the UART1 pinmux configuration: 30 RC_RX, 30,1 INT_SERR0, and INT_SERR2.



1216-1 ECN Remove Debug IO/RF CLIP/TYP E-C CONN 12013-00117500 Foxconn 用料




follow UX330UA

GFP_C5: weak internal pull down	
PU	SP1 R02
PD	LPC is selected for EC (Default)

follow UX330UA


GPP_C2: weak internal pull down	
PU	Enable
PD	Disable Intel ME TIS I/O pin suite (no confidentiality)(Default)


TP for Boundary Scan Test



[illegible]


1216-1 ECN Remove Debug IO/RF CLIP/TYPE-C CONN 12013-00117500 Foxconn用料
 UA:EN-0248068-R UQ:EN-0248045-R




		Project Name UX430UN		Rev R1.0
Title : CPU_MISC,JTAG,CLK				
Size B	Dept.: ASUS		Engineer: EE	
Date: Tuesday, August 22, 2017		Sheet 6	of 102	

CPU - VCC-DECAPS- Underneath the package

0223-4 RICK
0522-2 RICK
170814-1 RICK






CPU - VCC DECAPS- Place close to the package




Warning Notice



ASUS		Project Name	Rev
UX430UN			R1.0
Title : CPU_POWER_CAP			
Des	Dept.: ASUS	Engineer: EE	
Date: Tuesday August 22, 2017	Drawn: 10	of: 100	



Close to LPDDR3 termination resistance (0201 size)







RF




<Variant Name>

ASUS		Project Name	Rev
UX430UQ			R1.0
Title: LPDDR3_TERMINATION			
Size	Dept.: NBHQ2EE2	Engineer: Mario_Jhu	
Date: Tuesday, August 22, 2017		Sheet: 13	of 102


[illegible]

<p>USB LPDDR3 - 16GB MT6 DRAM 32GB x 2 (32GBx2)</p> <p>1st: Pin: 62009-0006000 SAMSUNGK4G6032A8R-00CF</p> <p>2nd: Pin: 62009-0006000 MICRONMT512L2A60322TFF-10TWTB</p>	<p>USB LPDDR3 - 16GB MT6 DRAM 32GB x 2 (32GBx2)</p> <p>1st: Pin: 62009-0002200 SAMSUNGK4G6032A8R-00CF</p> <p>2nd: Pin: 62009-0003000 MICRONMT512L2A60322TFF-10TWTB</p>	<p>USB LPDDR3 - 16GB MT6 DRAM 16GB x 2 (16GBx2)</p> <p>1st: Pin: 62009-0010010 HYUNDAIHY6032A8R-00D</p> <p>2nd: Pin: 62009-0010000 MICRONMT512L2A60322TFF-10TWTB</p>
--	--	--

CHA - VREF_DQ (All close to memory)



CHB - VREF_DQ (All close to memory)



Power plan:1.2V

VREF_CA (All close to memory)







Figure 4-52. KBL U and KBL Y LPDDR3 x32 Memory Down V_{REF_DQ} and V_{REF_CA} Overview




Project Name		Rev
ASUS UX430UQ		R1.0
Title : LPDDR3 CA, DQ VOLTAGE		
Size	Dept: NAB03023	Engineer: Mario_jhu
Custom		
Date: Tuesday, August 15, 2017	Sheet	16 of 100



<Variant Name>

		Project Name	Rev
		UX430UN	R1.0
Title : CPU_PCH_CSI2,EMMC			
Size	Dept.: ASUS	Engineer: EE	
B			
Date: Tuesday, August 22, 2017	Sheet	20	of 102




DDR Table		DIMM_REL#		
		0	1	2
01000~0100000000	CBA+CB8	0A000000 80M	0	0
010001~010010000000			0	0
010001~010010000000			0	1
010001~010010000000	CBA+CB8	0A000000 80M	0	1
010001~010010000000			0	1
010001~010010000000			0	1
010001~010010000000	CBA+CB8	0A000000 80M	1	0
010001~010010000000			1	0
010001~010010000000			1	0
010001~010010000000	CBA+CB8	0A000000 80M	1	1
010001~010010000000			1	1
010001~010010000000			1	1

28 111

Original Name:

HD Audio




FLASH DESCRIPTOR STRAP

EDS 31.7.1.3

HDA_SDO
 0=Enable
 1=Disable Override

ACZ_SDOUD: (1) PCH: Internal PD 20k ohm, VIL=0.35V, VIH=0.65~3.3V (2) ALC269: VIL<0.35*3.3V, VIH>0.65*3.3V





ACZ_SDOUD is a signal used for Flash Descriptor security Override/ME debug mode
 HIGH : get override, LOW : disable override

Intel: To enable Flash Descriptor Security Override, this signal should be pulled up to VCCCHDA through a 1KΩ to 2.2KΩ 1% resistor.

36 ACZ_SDOUD_AUD

Delete I2S_SDO_BT

45 DMIC_CLK_PCH
 45 DMIC_DATA_PCH



SRL-ULT

Top-Block Swap Override

follow UX330UA

need GPO


PCH_GPPB14: weak internal pull down

FU	Enable
PD	Disable (default)

Variant Name

Project Name		Rev
ASUS UX430UN		R1.0
Title : CPU_PCH_AUDIO,SDIO,SDXC		
Size	Dept.: ASUS	Engineer: EE
Date: Wednesday, May 31, 2017	Sheet	22 of 102













The circuit diagram shows a U2501 operational amplifier configured as a voltage follower. The non-inverting input (+) is connected to the input signal \$V_{IN_POS}\$. The inverting input (-) is connected to the output through a feedback resistor labeled \$R_{FEEDBACK}\$, which has a value of 1k. The output of the op-amp is also connected to the input signal line, effectively buffering it. The power supply rails are indicated by \$+VDD\$ at the top and GND at the bottom.




Y2803 1 PM_positronium_jck

Y2804 1 PM_positronium_jck









EC 8995
Only 3V Torrence


Q28[1, 2, 3, 4, 5, 6]
Q2C[3, 4, 5, 6, 7]
Q2D[3, 4, 5, 6, 7]
Q2E[4]
Q2F[1, 7]
Q2G[1, 7]
Q2I[10, 7]
Q2J[10, 7]
Q2K[10, 7]

Can be adjusted to
Open-Drain for just:




Q2A0-Q2A3
Q2B0-Q2B7
Q2C0-Q2C7
Q2D0-Q2D7
Q2E0-Q2E7
Q2F0-Q2F7
Q2G0-Q2G6
Q2J0-Q2J5




EC require

Q2J7-1 RCK
Q2J7Q2 Q2J7 pin1 connect to GP or Q2J.
Input 1- Q2J7 pin1 value input detector.
Input 2- Q2J7 pin1 value output detector.




ITE Version	ASUS P/N
1789950-128/DX	06037-00050700
1789950-128/DX	06037-00050800







KB BL組裝方式.



Touch Pad & FP




同面cable !!




Del SPI to Finger print.


TPM



Thermal Policy




battery embedded (press pwr_sw 10sec, then reset ec)










<Variant Name>

Project Name		Rev
UX430UN		R1.0
Title : RST_Reset Circuit		
Size	Dept.: ASUS	Engineer: EE
Date: Tuesday, August 22, 2017	Sheet	32 of 102

Audio Cdeco ALC3288



1106-1
1106-2
1106-3
1109-2
1109-4
1110-2
1110-7
1111-1






Audio Jack


Replaced L6604-L6607 to 00hm (4/13)
C6621-C6624 changed to 22pF and mounted (8/19)
R6645, R6644, R6643, R6642 changed to 22 Ohm (8/19)

1116-1 Dean
1207-4 EMI
0106-7 Dean


JD pin = Normal open.



12014-00711800



Add C6647, C6648 for EMI (8/19)



0317-1 EMI





Figure 2. Analog Connector and Device

<Variant Name>

ASUS		Title :	***
ASUS		Engineer:	EE
Size	Project Name	Rev	
B	UX430UN	R1.0	
Date:	Tuesday, August 22, 2017	Sheet	36 of 102

New Design Debug Port




Old Design Debug Port


NPI Use








LPC Debug Port

同面cable.




<Variant Name>


		Project Name	Rev
UX430UN			R1.0
Title : BUG_Debug			
Size	Dept.:	ASUS	Engineer: EE
A4			
Date: Tuesday, August 22, 2017	Sheet	44	of 102



HDMI Signals



HDMI DDC Level-shifter




0301-3 RICK

HDMI Power





HDMI Cost-reduced Level shifter



HDMI HPD



HDMI CON.



PWM Fan

1106-2 Dean
0425-2 Rick

C5002 put besides J5001.4

+5V/S

C5002
100PF/25V

J5001
1Watt, 50mA, 4P

Remove diode (+5Vs to GND) for using 4-wires PWM FAN.

FAN0_PWM

FAN0_TACH

C5003
100PF/50V

C5004
100PF/50V

12G171000047

2nd Source:
12G17100004V

Tung, 0302-6 Add GPU Thermal Sensor (P50)



0913-1 Dean

7.5K \Rightarrow 90 °C
10K \Rightarrow 100 °C

+3V5

R5002
7.5KOhm
1%

U5001

SCL SDA
GND ALERT#
VDD

06G023123010

NC177792

2224-30 Dean Del Q2803, RH2802 (page 28)
change U5001 VDD to +3V5

NCT7717U I2C/SMBus address is 1001000.xb (x is R/W bit).


The default value could be set after power up 100ms by different pull-up resistor of ALERT# pin :

PULL-UP RESISTOR		TEMPERATURE (°C)
ALERT	2KΩ	75
	7.5KΩ	90
	10.5KΩ	100
	14KΩ	105
	18.7KΩ	110






```
0304-1 Dean modify SMBus(EC_PD & Thermal sensor) +3VS
```

0307-3 Dean change SLN6102A to SLN5001A

SSD CONN.



6/8 Jacky add 0.1UF for ESD



1013-3 Dean
1103-2 Dean
1123-2 Dean
1127-4 Dean
1130-1 Dean
1202-2 Dean

2nd : 12003-00077200

2nd : 12003-00077200

36.3.2.4 AC Capacitor General Guidelines for M.2 SSD Storage Routing on SATA / PCI Express® Multiplexed Ports




The following table summarizes the AC capacitor requirements on the motherboard when using the SATA/PCIe⁴ multiplexed ports.

Abstract












When SATA and PCIe® are mixed, always route according to SATA design guidelines. SATA does not support signal polarity reversal and does not support lane reversal.

Table 36-7. SATA / PCI Express® Gen 2 and Gen 3 Capacitor Values





Condition	PC2 Express ⁺ Gene 2 Only	PC2 Express ⁺ Gene 3 Only	SAHA Only	PC2 Express ⁺ Gene 2/ SAHA	PC2 Express ⁺ Gene 3/ SAHA
Protease Tx	100 nM	220 nM	10 nM	100 nM	220 nM
Protease Rx	None	None	10 nM ¹	None	None ²




TYPE-C Port



WLAN con.




Type-C Controller §122-1 Kappa

Power


1122-8 Kappa 1126-4 Kappa

5V input mod



3.3 Power input
 EZ3140 supports both 1V and 3.3V power input modes.
 Before it starts system supplies power to EZ3140:
 1V input mode
 System supplies 1V to `FW_IN` (pad25).
 3.3V input mode
 System supplies 3.3V to both `FW_IN` (pad25) and `FW3_OV` (pad26).

In case of person source the both *Vacc.pigeaud101* and *TV_IN* (4023) are different, and *Vacc.pigeaud101* is isolated from *TV_IN* (in most cases a 3.34 supply to *TV_IN*), the *Vacc.pigeaud101* using time has to be larger than 1000s.



I2C To EC:

††22-5 Kappa


4525-1 Kappa

6327-1 RICH



6459-6 ROCK
CLIFF OF MOUNTAIN

8522-1 RICK

6531-1 rick



Slave Addr. Setting



CAPS_LOCK LED(to KB)




IF=5mA
VF Min. 2.55V
VF Max. 3.25V

PWR LED(to IO BD)


ER-017

UX31EP 024 01/18




PWR LED(to KB)

1103-1 Dean
0417-4 RICK
0419-1 RICK
0419-4 RICK
0517-1 RICK



0826-2 Dean
0920-2 Dean
1103-2 Dean







WirelessLAN & Bluetooth Status LED

Charger LED

Change Charger LED 07014-00190300 (1015)


WHITE	ORANGE
IF = 5.6~6.5mA	IF = 7.88~9.1mA
VF Typ. = 2.85V	VF Typ. = 2.0V
VF Max. = 3.15V	VF Max. = 2.4V






Reserve for EMI

Bottom layer (4510,1724)





Reserve for EMI

Bottom layer (4525,3427)





1216-3 RICK ECN For EMI request change C5803,C5804 to N/A

VCCST_PWRGD for PCH




<Variant Name>

		Project Name	Rev
Title : PRO_Protect		UX430UN	R1.0
Size Custom	Dept.: ASUS	Engineer: EE	
Date: Tuesday, August 22, 2017	Sheet	58	of 102



瓦数	数量
45W & 65W	3
90W	4


Battery Connector



<Variant Name>

Project Name		Rev
ASUS UX430UN		01.0
Title: DC-DC BATT Connector		
Dept.: ASUS	Engineer: EE	
Date: Tuesday, August 20, 2017	Printed: 61	of 150



NUT




GND PAD



Screw Hole



Spring







Clip

170115 RICK REMOVE SHIELDING CLIP HE305,HE306,HE307,HE308,HE309,HE311



Gasket



Customer Name: ASUS		Project Name: UX430UN	Rev: 01
Title: EMI RF reserve CAP			
Rev: 01	Dept.: EE	Engineer: EE	
Date: Tuesday, August 02, 2011		Print: 01	of: 100



MB TO IO BD

USB2.0 Port * 1, USB CR, Hall sensor, LEDs

1022-3 Dean
1104-1 Dean
1111-2 Dean
1119-6 Dean
0922-1 Dean
0221-4 RICK

R1.1 pin define有異動

異面cable !!




pin define 待確認...

<Variant Name>

ASUS		Title : IO_SATA HDD	
Size		Engineer: EE	
Custom	Project Name	UX430UN	
Date: Tuesday, August 22, 2017	Sheet	64	of 102

MB to IO CONN


```
1016-5 Dean
1029-1 Dean
1109-1 Kappa
1120-1 Kappa
0126-1 Kappa
0711-1 RUCK
0922-1 Dean
```



LEDs

1909-2 Kappa

1216-2 ECU For ID request change LED R6602 to 1k ohm, R6603 to 1.27k ohm
UQ/UA:EN-0248040-R




FOR HMI 9207-1 Kap



Power_LED

1129-1 Kapp





SCREW HOLE

0907-2
0922-2


BYF - well io def outline 0630

Q707-1 RICK



USB 2.0 Port


20130703 add USB2.0 power switch



Remove F6601 (0708)
1009 Change C6601 to C6643 & C6644
Mount L6602,03 for BMT (7/13)
Remove C6607,C6606,C6602 (7/15)


0112-1 Kappa
0715-1 RICK

12812-00130080 pin1 = vltro





0707-3 RICK delete usb2.0 port 3 related schematic temp_T_001582

Hall Sensor





06045-00050120
I_{DD}(Typ) = 1.5mA
I_{OUT}(Max) = 2mA
OUTPUT - Open Drain
PU 10K (+2VA) at 8C

USB Card Reader





mode	VIN(V)	IN (mA)	OUT
Suspend with card	3.3V	0.33	1.1
Suspend without card	3.3V	0.14	0.48
Idle with card	3.3V	32.8	128.24
Idle without card	3.3V	0.14	0.48
Operating	3.3V	1.19	392.7


Low Imp/On ICHC IC card (Extreme Pro)



AU4455 CLK source : External CLK or X'tal
XTALSEL : 0 = 12MHz, 1 = 48MHz (default)
AU4455 : Built in X'tal
Remove X'TAL RICK
0715-2 RICK




C8723 changed to 12 pF (4/1/16)
C8721 changed to 22 pF




MB TO CAM BD


WtoB CON 10P Conn MB side. =12017-00640000
WtoB CON 10P Conn CAM BD side. = 12017-00640000



CAM CONN



SCREW HOLE







Table 7.6 PCI Express and Other Power Rails Specification

Power Rails	Voltage	Transient Noise
PEX_DVDD / PFX_SOVD	1.0 V ± 3%	100mV peak within 20 nHz
TVB_MAIN / PFX_PLLVD / PEX_HVDD / PEX_PLL_HVDD / VID_PLLVD / FBX_PLL_HVDD / SP_PLLVD / GPC_PLLVD / CORE_PLLVD / TVB_ASH	1.8 V ± 3%	N/A

Notes:

- The transient noise tolerance requirement applies to all shared TV power rails.
- ASPM must remain ON when measuring PCI Express transient noise


0216-2 RICK 0223-3 RICK




MF=0 Normal




Model	MP	2003	2002
20	0	0	2000
20	0	2000	2000
20 (revised)	2000	2000	0
20 (revised)	2000	2000	2000



確認




待建



Keywords: child sexual abuse; disclosure; social support

+1.20V	
+1.5V	




0216-7 RICK

87203/87219 附近開始

2015年12月

0214-1 PICK

0215-1 RICK

[illegible][illegible]

GPU Input Data (<i>P</i> Parameters)	x32 Mode (New Channel)	x16 Mode (Standard)		
	GGN05 Network Service	Data Lines	GGN05 Network Service	Data Lines
File: 20-11 File: 20-16	Low Service Highly variable measured temp. top of PCB	0020-0024	Low-Channel Service Highly variable measured bottom of PCB	0020-0024
File: 20-12 File: 20-16		0020-0024	Low-Channel Service Highly variable measured top of PCB	0020-0024
File: 20-13 File: 20-16		0020-0024	Low-Channel Service Controlled process top of PCB	0020-0024
File: 20-21 File: 20-26		0020-0024	High-Channel Service Highly measured and controlled process top of PCB	0020-0024

GPU Input Data (P, R, S, T)	x32 Mode (New Channel)	416 Mode (Standard)
Fig. 2-21(a) Fig. 2-16(a)	Global Memory Service Data Lines	Global Memory Service Data Lines
Fig. 2-21(b) Fig. 2-16(b)	Local Service (Spatially sparse structured pattern: top of PCB)	Local Memory Service (Spatially sparse structured pattern: bottom of PCB)
Fig. 2-21(c) Fig. 2-16(c)	Fig. 2-21(d) Fig. 2-16(d)	Fig. 2-21(e) Fig. 2-16(e)
Fig. 2-21(f) Fig. 2-16(f)	Fig. 2-21(g) Fig. 2-16(g)	Fig. 2-21(h) Fig. 2-16(h)
Fig. 2-21(i) Fig. 2-16(i)	Fig. 2-21(j) Fig. 2-16(j)	Fig. 2-21(k) Fig. 2-16(k)





Decoupling Capacitor		Recommended Quantity and Placement (for all supported partitions combined)	
Capacitance	Type Size	Quantity	Placement
For M17s GPU Package: G8C-64 (preliminary)			
1.0 uF	X81 [0402]	8	Under GPU FPOQD ball, evenly distributed throughout partitions
10 uF	X61 [0603]	2	
10 uF	X81 [0603]	1	Near GPU Device
22 uF	X81 [0603]	1	

Decoupling Capacitor		Recommended Quantity and Placement (for all supported partitions combined)	
Capacitance	Type Size	Quantity	Placement
For M17s GPU Package: G82C-64 (preliminary)			
1.0 uF	X81 [0402]	8	Under GPU FPODQ ball, evenly distributed throughout partitions
10 uF	X61 [0603]	2	
10 uF	X81 [0603]	1	Near GPU Device
22 uF	X81 [0603]	1	



[illegible][illegible]

LVDS

0221-3 RICK



CRT




0213-2 RICK


0216-3 RICK

[illegible]

9298-2 RICK



Test Suite	Inputs			Resulting ICRs_EXPOSED Estimates			
	ICR ₁ 1	ICR ₁ 2	ICR ₁ 3	ICR ₁ 1_EXPOSED	ICR ₁ 2_EXPOSED	ICR ₁ 3_EXPOSED	ICR ₁ 4_EXPOSED
1	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
2	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
3	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
4	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
5	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
6	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
7	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
8	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
9	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
10	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
11	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
12	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
13	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
14	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
15	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
16	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
17	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
18	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
19	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
20	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
21	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
22	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
23	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
24	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
25	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
26	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
27	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
28	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
29	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
30	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
31	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
32	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
33	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
34	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
35	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
36	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
37	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
38	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
39	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
40	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
41	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
42	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
43	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
44	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
45	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
46	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
47	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
48	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
49	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
50	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
51	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
52	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
53	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
54	1	1	1	Exceeds	Exceeds	Exceeds	Exceeds
55	1	1</					



0222-4 RICK

[illegible]

GPIO, TEMP SENSOR, JTAG

Table 14.1 GPO Designations for GBIC-64 Package

GPIO Number	GPIO Name	I/O	Functional Description	I/O Termination
GPIO0	GPIO_PIO	O	Pio output to control the PIO	0 to 100 Ohm Pull-up
GPIO1	GPIO_GPIO_PIO	O	Pio output to the GPIO	Open Source


Table 14.1 GPO Descriptions for G82C-44 Packages (Continued)

[illegible]


Table 14.1 GPHC Descriptions for U2C, 64 Packages (Continued)

[illegible]

उप-उपेक्षित




170116-3 RICH





0221-1 RICK

170116-3 RICK
0207-2 RICK
0209-1 RICK
0216-3 RICK



GPIO N17



170123-3 RICK remove U7601 R7616 for no demand(N16_Q062.0)
170216-3 RICK modify N16/N17 colay ckt. (GPIO_PART)
to N17 ckt. only.

dGPU Power Sequence




Figure 1-1: dGPU Power Sequence


170112-RICK
0302-2 Rick

Reserve for DMI


For 0302-1/0303-1/0303-2




+VDD_AON




+FBVDDQ Enable




Power GD



+VDD_MAIN / NVVDD Enable




+PEX_VDD




NVVDD POWER GOOD LOOPBACK

Ref.G753V1



N17 power source :



ASUS	UNIKASUN
File: UNIKASUN_POWER	
Rev: 1.0	Engineer: 00
Rev: 1.0	Rev: 1.0

dGPU Protection

Address Selection Table


Address	0x7E	0x7C	0x7A	0x78	0x76	0x74	0x72	0x70
W7804	10k	1.5k	2k	3.6k	3.9k	4.3k	5.1k	6k
W7801	Open	8.2k	6.2k	6.8k	4.7k	3.6k	2.7k	2k

Register Address


Address	0x00	0x01	0x02	0x03	0x04	0x05	0x06
R/W	N	N	N	R	R	R	R
Function	Temp. alert threshold setting			Sensed temp. data			bit 4 = 0 bit 5 = 0 bit 6 = 0 When ALERT# assert

ALERT# pull low if sensed temp.
is higher than setting




PTR7803 place near Monitor VRAM temperature PQL9101







Skylake IMVP8 Power [For CPU]




Kaby Lake-U IMVP8 Power (2) [For CPU]




Design BOX rule
U22-> H/A 金上
U42-> H/A + /U42 金上
E -> U22 漏+V 金不上




+1.0VSUS (APW6001QBI-TRG)



+1.8VSUS [For PCH]



+1.2V / +VTT / +2.5V[For Memory]




Q1 and Q2 Truth Table

Q1	Q2	Q3	Q4	Q5	Q6
0	1	1	0	0	0
0	0	1	0	0	0
0	0	0	0	0	0



Q1	Q2	Q3	Q4	Q5	Q6
0	1	1	0	0	0
0	0	1	0	0	0
0	0	0	0	0	0

(Discharge) (Discharge) (Discharge)

+1.8V



+3VA DSW / +5VSUS [System Power]



請 check 整份線路 +12V5US total 並聯對地電阻不得小於10kOhm

Adaptor Mode (IMVPS)














	S0	S1	S2	S3	S4	S5	S6 with USB Charger
PS_ON	1	-	1	-	1	-	1
VIA2SW_ON	1	-	1	-	1	-	1
V1SW_ON	1	-	1	-	0	-	0
VFWL5_ON	1	-	1	-	1	-	1
V1SW_ON	1	-	1	-	0	-	0
S0SC_RCF	1	-	1	-	0	-	0
S0SB_RCF	1	-	0	-	0	-	0

Battery Mode (IMVPS)

	S0	S2	S3	S4	S5	S5 with USB Charger+
PS_ON	1	-	-	1	0	1
2V400M_ON	1	-	-	1	0	0
3V3US_ON	1	-	-	0	0	0
5V3US_ON	1	-	-	1	0	1
1.35V_ON	1	-	-	1	0	0
SUSC_ECF	1	-	-	0	0	0
SUSC_ECF	1	-	-	0	0	0





Load Switch




Address	CaT6	CaT5	CaT4	CaT3	CaT2	CaT1	CaT0
989000	10%	1.5%	2%	3.5%	3.5%	6.5%	6%
989002	Down	8.2%	6.2%	6.8%	6.7%	3.6%	2.7%

Address	Se00	Se01	Se02	Se03	Se04	Se05	Se06
R/W	R	R	R	R	R	R	R
Function	Temp. alarm threshold setting			Received temp. data			bit 6 = 0 bit 5 = 0 bit 6 = 0 When ALERT# assert




S3 And S5 Truth Table

State	Pin7(S3)	Pin8(S5)	VDDQ	VTTREF	VTT
S0	1	1	On	On	On
S3	0	1	On	On	OFF(H-Z)
S4/S5	0	0	OFF (Discharge)	OFF (Discharge)	OFF (Discharge)



+FBVDDQ [For VRAM]



P13101 請放置 PU13101 免誤請放置Trace 2:1



AC-IN Mode

